Abstract-The design of a 14-mW receiver without phaselocked loop for the Chinese electronic toll collection (ETC) system in a standard 0.18-μm CMOS process is presented in this brief. Since the previously published work was mainly based on vehicle-powered systems, low power consumption was not the primary goal of such a system. In contrast, the presented system is designed for a battery-powered system. Utilizing the presented receiver architecture, the entire receiver only consumes 7.8 mA, at the supply voltage of 1.8 V, which indicates a power saving of at least 38% compared with other state-of-the-art designs for the same application. To verify the performance, the bit error rate is measured to be better than 10 −6 , which well satisfies the Chinese ETC standard. Moreover, the sensitivity of the designed receiver can be readjusted to −50 dBm, which is required by the standard.
meet the standard, the requirement of low power consumption becomes one of the critical issues, as compared with previously published work [1] - [5] . The tradeoffs between power consumption, sensitivity, and data rate need to be carefully justified, such that the best solution in terms of a figure of merit for the Chinese ETC system can be achieved. In [6] , a low-power receiver has been presented in a 0.13-μm CMOS process for the Chinese ETC standard. Moreover, in [8] , although an ultralowpower ASK demodulator is presented, the sensitivity of the demodulator does not meet the requirement. To effectively tradeoff the power consumption and sensitivity, we propose a phase-locked loop (PLL)-less receiver architecture, which is fabricated in a 0.18-μm CMOS process. Comparing with the work in [6] , the measured results show that the receiver can achieve a similar performance, in terms of data rate and sensitivity, with a power saving of at least 38%.
This brief is organized as follows. Section II briefly describes the design considerations and motivations for a low-power and low-data-rate receiver. The system specifications of the designed receiver are presented in Section III. In Section IV, the system architecture and the circuit implementation are given. The measured results are presented in Section V, and Section VI concludes this work.
II. DESIGN CONSIDERATIONS AND MOTIVATIONS FOR
LOW-POWER AND LOW-DATA-RATE RECEIVER IEEE 802.15.4 is an IEEE standard for low-data-rate wireless personal-area networks (LR-WPANs), which has been established for low-power short-range wireless connectivity among portable devices, in particular at 2.4 GHz. Several approaches (such as a system approach and an operation approach) have been presented in [9] - [13] . Moreover, a few state-of-the-art wake-up receivers are reported in the literature, which may also be considered for the solution in such applications [14] - [16] . In this design, we focus on a system approach to achieve the goal of low power. As the data-rate requirement of the IEEE 802.15.4 standard is similar to the Chinese ETC standard, we utilize the power-consumption breakdown method as a case study, to investigate how to effectively reduce the power consumption of our receiver. The typical power consumed by an IEEE 802.15.4 transceiver implemented in a 0.18-μm CMOS process is in the range of 18-32 mW, when the transceiver is operated in its receive mode [9] - [13] . The overall power consumption of the RF front end and analog baseband is less than half of the power consumed by the transceiver operating in its receive mode [9] . A similar result is also found for the design presented in [10] , in which the overall power consumption of the designed receiver without PLL is only 10.8 mW.
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consumption of other designs [11] - [13] , in which a PLL is included, shows a power saving of at least 50%. Thus, it can be concluded that both the RF front end and the PLL take a large proportion of the overall consumed power in the low-power and low-data-rate low-IF receiver.
To reduce the power consumption of an ETC system, the tradeoff between the consumed power and the data rate of a low-IF receiver needs to be carefully justified. As shown in [1] - [5] , the reduction in power consumption of the overall system is not significant, while the data rate goes from 4096 kb/s to 1024 kb/s. This is mainly due to the fact that most requirements of the RF front end and PLL remain the same, although less power is consumed at the analog baseband due to the decreased operation frequency. Thus, the conclusion can be drawn that, if a conventional low-IF architecture is chosen, the power consumption of a receiver will not be significantly reduced when the data rate goes from 1024 kb/s to 256 kb/s. To achieve the required sensitivity, an RF front end is always required. The remaining question is whether a PLL-less architecture can be used for the Chinese ETC system, so that a significant amount of power can be saved [7] .
III. SYSTEM SPECIFICATIONS OF THE DESIGNED RECEIVER
The system specifications of the Chinese ETC standard are quite different from the IEEE 802.15.4 standard, in terms of the receiver sensitivity. In IEEE 802.15.4, the sensitivity is only defined for the worst case. Thus, the sensitivity of the receiver is the higher the better with a fixed amount of power consumption. However, in the Chinese ETC standard, the sensitivity is precisely defined to be −50 dBm. This is mainly due to the fact that each OBU should only communicate with the designated RSU in the assigned toll area, so that the interference between different OBUs is minimized. As a result, the chance of getting false charging can be minimized. In order to guarantee the robustness of the designed ETC system, a 20-dB engineering margin is allowed, due to device aging as well as process, voltage, and temperature (PVT) variations. Therefore, a sensitivity of −70 dBm is targeted in this design. To readjust the sensitivity of the receiver back to the required level, i.e., −50 dBm in this design, a sensitivity control scheme must be utilized. The noise figure (NF) of the receiver can be expressed as (1) where BW is the channel bandwidth of 10 MHz, and an SNR of 15 dB is required at the digital baseband. To achieve the targeted sensitivity, the NF of the receiver must be less than 19 dB. On the other hand, the linearity requirement for the Chinese ETC standard is relatively weak, due to the fact that the ASK modulation scheme is utilized. There are no intermodulation specifications defined in the standard. Instead, the maximum input power is limited to be −20 dBm, which is not difficult to achieve if the gain of the RF front end is switchable according to the input power level.
IV. SYSTEM ARCHITECTURE AND CIRCUIT IMPLEMENTATION
The block diagram of the proposed receiver is given in Fig. 1 . As shown in Fig. 1 , two amplification stages are utilized at the RF front end. One is a fixed-gain low-noise amplifier (LNA), and the other is an active balun with variable-gain functionality. An RF power detector (RFPD) is utilized to replace a down-conversion mixer, while the received-signalstrength indicator (RSSI) and the peak holder cooperate with the data slicers to demodulate the received ASK signal. Since the strength of the received signal can vary significantly while a vehicle passes through a toll station, the RSSI is required to dynamically control the gain of the receiver. In such a way, the bit error rate (BER) will not deteriorate. It is worth mentioning that a large bandwidth of the RSSI is not required because the RF frequency has been effectively down converted to the 256 kHz by the RFPD block. In addition, a conventional Sallen-Key low-pass filter (LPF) is designed to remove the high-frequency noise at the output of the RSSI. The output signal of the RSSI, i.e., Vout1, is not only used for the ASK demodulation but also utilized as the input signal of the automatic gain control (AGC1). AGC1 is implemented off-chip in the fieldprogrammable gate array (FPGA), while a 4-bit digital control voltage, i.e., VC_Digital, is generated to control the gain of the active balun. The total variable gain of 32 dB with 2-dB steps is achieved by the active balun, while the LNA has a fixed gain of 20 dB. By default, "1111" is generated from VC_Digital to provide the highest gain. The analog signal at Vout1 will be first converted to the digital stream in the FPGA. If more than ten consecutive logic-high signals are detected, then AGC1 will decrease the gain of the active balun. On the other hand, VC_Analog is utilized to balance the tradeoff between the chance of getting a false trigger and the sensitivity, such that the robustness of the demodulated signal can be guaranteed. To generate VC_Analog, AGC2 is used, which is also implemented off-chip in the FPGA. It is noted that VC_Analog needs to be adjusted first, while there is no incoming signal at the RF front end. During the initialization, VC_Digital generates "1111," so that the highest gain is provided by the LNA and active balun. Then, based on the sensitivity requirement of the receiver, VC_Analog can be accordingly adjusted by the FPGA. Once ten consecutive logic-low signals are detected at Vout2, VC_Analog will be fixed and not be adjusted anymore until the reset is enabled. Since the targeted sensitivity is −70 dBm, which is 20 dB better than the required specification, the sensitivity of the receiver can always be readjusted back to the required level through the control of VC_Analog during the initialization. 
A. LNA and Active Balun
As illustrated in Fig. 2 , a cascode LNA is adopted at the first stage, which is designed to have a fixed gain of 20 dB and a 1-dB compression point (P1dB) of −15 dBm. The source inductor L s is implemented by several parallel-connected bond wires, whereas the gate inductor L g is implemented by an offchip inductor. In the second stage, two common-source (CS) amplifiers are used to form a balun, such that differential signals are generated. Each of M 3 and M 4 consists of four identical transistors, which are connected in parallel and controlled by the switches. As a result, the balun also acts similar to a variable-gain amplifier. In the third stage, a cross-coupledcapacitor common-gate amplifier is utilized to enhance the gain without consuming any extra power [17] .
B. RFPD
In the absence of a PLL and a down-conversion mixer, the frequency down-conversion is performed by the RFPD. The conventional RFPD is based on source followers, as shown in Fig. 3(a) .
One of the major concerns of using source followers is that the circuit does not have any amplification; the input signal is inherently attenuated. Thus, it leads to a poor BER and degrades the sensitivity. To overcome this issue, a more efficient approach is presented in Fig. 3(b) . The CS transistors M 1 and M 2 are used to detect the RF signals. Then, the converted signals are amplified and copied through transistors M 3,4 to the output branch, in which the currents are converted back to the voltage domain. In Fig. 3(b) , the two input transistors M 1 and M 2 are biased into the saturation region. The capacitor is used for low-pass filtering purposes.
C. RSSI
The structure of the designed RSSI is shown in Fig. 4 , and it is based on the successive-detection method [18] . As shown in Fig. 4 , an RC network is utilized to filter out the high-frequency noise at the RSSI output. Moreover, the dc-offset voltage is extracted at the output of the limiting amplifier. Then, the subtractor subtracts this dc-offset information (V offset+ , V offset− ) from the RSSI input signal (V in + , V in − ).
The precision of the RSSI is mainly determined by the number of sections, i.e., the number of stages of the limiting amplifier. There is a tradeoff between the error and the power consumption of the RSSI. A higher number of sections leads to a smaller gain error with an increased power consumption. A more detailed analysis can be found in [19] . In this design, a total gain of 40 dB is required for the receiver; four stages are utilized with a voltage gain of 12 dB at each stage to balance the gain error and power consumption. As a result, the relative error in the RSSI is less than 1 dB, which is satisfactory in our application.
When the signal saturates, for example, the third stage of the amplifier chain, the detector after this stage sources no current, the detectors before this stage source a saturation current, and the detector of the third stage sources a variable current, according to the V −I curve of the detector. The total sourcing current and the resistor R out determine the output RSSI voltage. The detailed circuit implementation of the detector can be found in [18] . Although an RC LPF can be used for the dcoffset cancellation, it occupies a relatively large die area. In order to reduce the die area, two pMOS transistors are biased at their subthreshold region, so that the equivalent resistance can be controlled through the tail bias current. A larger bias current will lead to a smaller equivalent resistance; the detailed implementation can be found in [20] .
D. Peak Holder and Data Slicer
A comparator is used for the data slicer. Data slicer 1 is mainly used to convert the demodulated analog signal to the digital domain. To do so, the demodulated ASK signal is compared with the output signal of the peak holder. If the demodulated signal voltage exceeds the output signal of the peak holder, the output goes to a logic high; otherwise, the output goes to a logic low. As discussed in the previous section, the sensitivity of the designed receiver is targeted to be −70 dBm, rather than the required −50 dBm. Thus, the sensitivity of the designed receiver needs to be readjusted back to the Chinese ETC standard-defined level. To achieve this goal, data slicer 2 is applied, as illustrated in Fig. 1 . If the output signal strength of the RSSI is not stronger than VC_Analog, regardless what the output signal of data slicer 1 is, the AND gate is always disabled. In this way, the sensitivity of the designed receiver can be effectively controlled. Tuning the value of VC_Analog can readjust the sensitivity of the receiver. Moreover, it is noted that this scheme can be also used to enhance the robustness of the receiver. By increasing the value of VC_Analog, the chance of getting a false trigger due to any other interference can be reduced, such that a good BER is achievable.
V. MEASUREMENT RESULTS
To verify the performance, the designed receiver is fabricated in a standard 0.18-μm single-poly six-metal CMOS process. 5 shows a microphotograph of the fabricated chip and the test benches of the system, respectively. To test the function of the receiver, a previously designed 5.8-GHz ETC transmitter [21] is connected to the receiver via an attenuator, while the output of the receiver is connected to an FPGA board so that the BER of the receiver can be evaluated. Meanwhile, the FPGA also provides two control signals back to the receiver. Consequently, the AGC functions can be effectively controlled by VC_Digital and VC_Analog. The measured demodulated signal at the receiver output is compared with the signal generated at the baseband of the transmitter, as shown in Fig. 6 . In Fig. 7 , the measured BER is plotted as a function of input power, with different gain settings. The BER is always better than 10 −6 , while the input power level varies from −50 dBm to −20 dBm. As the required BER is only 10 −5 , it is believed that the overdesign margin is enough to cover BER deterioration caused by device aging and PVT variations. Consequently, the sensitivity of the presented receiver can always be adjusted to the level of −50 dBm, by tuning VC_Analog, as discussed in the previous section. The measurement also shows that the designed receiver only consumes 7.8 mA, with a 1.8-V power supply, which saves at least 38% power over the one presented in [6] for the same application. Furthermore, in Fig. 8 , the measured return loss of the receiver front end is given. As illustrated, the return loss of the receiver is better than −24 dB in the relevant frequency band. Comparisons between the previously published designs and this work are summarized in Table I . The design of a 14-mW PLL-less receiver for the Chinese ETC system has been presented in this brief. A novel system approach, along with several design techniques, has been utilized to reduce the power consumption of the designed receiver. To verify the performance, the designed receiver is fabricated in a 0.18-μm CMOS process. The measurements show that the receiver has a power saving of at least 38% compared to a state-of-the-art design for the same application presented in [6] . Moreover, the measured BER is better than 10 −6 , while the input power level varies from −50 dBm to −20 dBm, which is required by the Chinese ETC standard. The sensitivity of the receiver can be also adjusted from −70 dBm to −50 dBm, by either generating the threshold voltage from an FPGA or manually tuning the threshold voltage. All in all, the designed receiver complies well with the Chinese ETC standard, in terms of the sensitivity, BER, and data rate. Therefore, it can be considered as one possible solution for the Chinese ETC system.
